This paper suggests several approaches for determining the transient stabil
ity of a power network by using an analog VLSI chip for simulating the syst
em behavior. The main advantages of using this method are the much shorter
computation time and lower complexity compared to the currently used method
s, which are based on numerical calculations or discrete analog emulators.