A 450-Mb/s analog front end for PRML read channels

A 450-Mbit/s analog front end, integrated into a 16/17 code rate EPR4 read channel for hard disk drives, uses an automatic gain control (AGC) circuit with digital feedback. Multilevel qualification and a variable loop time co nstant enable the AGC to acquire a 12-dB gain change within 5 data bytes, T he front-end circuitry incorporates a programmable gain amplifier (PGA), an exponential variable gain multiplier (VGA), a seventh-order 0.05 degrees e quiripple linear phase 20-120-MHz low-pass filter with 0-15-dB high-frequen cy boost, and active ac coupling, The PGA and VGA combine to give a 48-dB g ain range with a 500 MHz -1-dB bandwidth for a power supply of 3 V. The emb odiment of thermal asperity and amplitude asymmetry compensation circuitry makes the analog front end ideally suited for applications using magnetores istive read heads. Implemented in a 5-/3.3-V dual-voltage .35-mu m BiCMOS p rocess with a gate-oxide thickness of 75 nm and 16-GHz npn F-T, the complet e circuit occupies 2.29 mm(2) and dissipates 232 mW.