The turn-on mechanism of an ESD protection NMOS transistor constructed with
deep submicron triple well CMOS technology is studied. Owing to P-well cou
pling, this transistor exhibits a reduced trigger voltage level. An efficie
nt ESD protection circuit for overall ESD reliability of an integrated circ
uit is also proposed.