In this paper new findings to design fast and low noise generating CMOS out
put drivers are presented. The adaptive technique applied not only reduces
power-rail noise, but also removes overshoots and unnecessary switching. A
new multistage output driver is compared to four standard designs for time
delay, maximum dynamic current and power-rail noise under various loading c
onditions. A comparison of silicon area is also given.