PARE: instruction set architecture for efficient code size reduction

To achieve efficient code size reduction, a new instruction set architectur e and a register allocation technique optimised for the architecture are pr oposed. Experiments show that the efficiency of the code size reduction is improved by an average of 13.8% when compared with that for the conventiona l approach.