A novel second-generation CMOS current conveyor based on a new adaptive bia
sing technique is proposed. It is shown that the use of this circuit offers
an excellent performance and leads to a significant reduction in the stand
by power dissipation. PSPICE simulation results assuming 0.5 mu m CMOS proc
ess are also given.