A 1.0-GHz 0.6-mu m 8-bit carry lookahead adder using PLA-styled all-N-transistor logic

This article presents a high-speed 8-bit carry-lookahead adder (CLA) using tao-phase clocking dynamic CMOS logic with modified noninverting all-N-tran sistor (ANT) blocks which are arranged in a programmable logic array design style. Detailed simulation reveals appropriate L/W guidelines for the ANT block design. The area (transistor count) tradeoff is also analyzed. The op erating clock frequency is 1.0 GHz, while the output of the addition of tao 8-bit binary numbers is completed in two cycles, Simulation results confir m that the proposed design methodology is appropriate fbr the long adders, e.g., 64-bit adders, while the correct output is available after four cycle s if the 64-bit adder is composed of nine hierarchical 8-bit CLA's.