A calibratable on-chip timing reference circuit has been developed to enabl
e a self-timed microprocessor to interface to standard off-chip memory and
peripheral devices. The circuit exhibits several of the desirable propertie
s of self-timed circuitry such as low power consumption and low electromagn
etic interference (EMI). In addition, it is highly testable.