This paper describes the successive fabrication steps on 8 " wafers of a si
licon Single Electron Transistor (SET) using hybrid (e-beam/DUV) lithograph
y. This process is compatible with Silicon On Insulator MOSFET technology,
and opens a way to fabrication with industrial tools of SET devices potenti
ally operating at room temperature.