Low-power adiabatic computing with NMOS energy recovery logic

An NMOS energy recovery logic (NERL) scheme is introduced which exhibits hi gh throughput with low energy consumption due to efficient energy transfer and recovery using adiabatic logic and bootstrapping. NERL achieves dramati c energy savings, is insensitive to output load capacitance and is less dep endent on the power-clock frequency.