A new methodology to incorporate the effect of failure mechanisms into inte
rconnection circuit performance simulation is developed. The effect of corr
osion on the performance of high speed multi-chip module interconnects has
been investigated. The method presented in this paper may be applied to the
study of other failure mechanisms through the simulation of the gradual de
gradation of signal integrity. Copyright (C) 2000 John Wiley & Sons, Ltd.