Inserting scan at the behavioral level

This article presents a method for inserting test logic at the behavioral l evel of a VHDL design description. The method is easy to use, and in most c ases it requires lower area overhead than classical scan insertion methods.