Partial-matching lossless data compression hardware

A novel architecture is presented for a high-performance lossless data comp ressor. Organised around a selectively shiftable content-addressable memory , which permits partial (inexact) matching, the processor offers very high performance with modest technology and good compression of computer-based d ata. Details of the operation, architecture and performance are given.