A model of a super pass gate (SPG) is adapted to allow multiple-valued logi
c circuit connections and designs that are normally prohibited by the forma
l synthesis and minimisation technique for the: device. The modification of
the SPG allows more efficient circuit minimisation to be achieved for func
tions that do not readily reduce under the formal synthesis technique.