Functionally testable path delay faults on a microprocessor

The impact of delay defects on these functionally untestable paths on overa ll circuit performance involves identification of such paths determining th e achievable path delay fault coverage and reducing the subsequent test gen eration effort. The experimental results for two microprocessors (Parwan an d DLX) indicate that a significant percentage of structurally testable path s are functionally untestable.