Reconfigurable phase-locked loops on FPGA utilising intrinsic synchronisability

A new digital phase-locked loop (PLL). utilising the intrinsic synchronisab ility of electrical oscillators, on a field-programmable gate array has bee n developed. By interconnecting such PLLs, a dynamically reconfigurable clo ck network was formed, which has been difficult with conventional PLL techn iques.