Synthesis of low-power selectively-clocked systems from high-level specification

We propose a technique for synthesizing low-power systems from behavioral s pecifications. We analyze the control flow of the specification model to de tect mutually exclusive sections of the computation. A selectively-clocked interconnection of interacting FSMs is automatically generated and optimize d, where each FSM controls the execution of one section of computation. Onl y one of the interacting FSMs is active for a high fraction of the operatio n time, while the others are idle and their clocks are stopped. Periodicall y, the active machine releases the control of the system to another FSM and stops. Our interacting FSM implementation achieves consistently lower powe r dissipation than the functionally equivalent monolithic implementation. O n average, 37% power savings and 12% speedup are obtained, despite a 30% ar ea overhead.