A new ESD protection methodology for high-frequency CMOS LNAs is introduced
. An on-chip inductor is employed to drain off the hazardous ESD charge whi
le tuning out the harmful parasitic input capacitance. A 5.2GHz LNA has bee
n designed. attaining high RF performance while providing a high level of E
SD protection.