Internal charges will affect the delay behaviour of a CMOS gate. To es
timate each individual delay component due to charges stored in the di
fferent internal nodes, the effective resistance of each internal node
is first computed. A recursive algorithm EER is proposed to solve thi
s problem efficiently.