We first present a circuit taxonomy along the space and time dimensions, wh
ich is useful for classifying generic low-power techniques, followed by an
analysis of optimal power supply and threshold voltages and transistor sizi
ng for minimizing the energy delay product of a class of complementary meta
l-oxide-semiconductor (CMOS) digital circuits.