This study is designed to suggest an N bit result integer multiplier with o
verflow detector indicating an N bit multiplication result and overflow sta
tus with an N bit multiplier and multiplicand input. The overflow is determ
ined by the lower N bit result of multiplication and the number of leading
sign bits of the multiplier and the multiplicand.