Cached DRAM for ILP processor memory access latency reduction

Cached DRAM adds a small cache onto a DRAM chip to reduce average dram acce ss latency. The authors compare cached DRAM with other advanced dram techni ques for reducing memory access latency in instruction-level-parallelism pr ocessors.