HiperLAN 5.4-GHz low-power CMOS synchronous oscillator

A 5.4-GHz 0.25-mum very-large-scale-integration CMOS synchronous oscillator (SO) is proposed in this paper, which is designed to act as a local oscill ator for hiperLAN systems. The advantage of using such an oscillator in a d ouble-loop frequency synthesizer is demonstrated. The design strategy leadi ng to an optimized SO with regards to its synchronization range is describe d. A test chip is presented, which provides a 150-MHz synchronization range and a -97-dBc/Hz phase noise at 10-kHz offset from the 5-GHz carrier, whil e consuming only 5 mA from a 2.5-V supply.