Low power, high speed, charge recycling CMOS threshold logic gate

A new implementation of a threshold gate based on a capacitive input, charg e recycling differential sense amplifier latch is presented. Simulation res ults indicate that the proposed structure has very low power dissipation an d high operating speed, as well as robustness under process, temperature an d supply voltage variations, and is therefore highly suitable as an element in digital integrated circuit design.