A new methodology for yield optimization of integrated circuits is presente
d. We propose a do external control scheme which performs on-line estimatio
n of the active device model parameters and proper correction of the bias p
oint. Design of a 2.5 Gbit / s front-end amplifier has been performed, and
a strong yield improvement has been found. (C) 2001 John Wiley & Sons, Inc.