Power-driven challenges in nanometer design

Addressing fundamental challenges to designing: high-performance ICs in nan ometer-scale technologies, the authors advocate a flexible approach to limi ting both dynamic and,static power. They recommend global-signaling strateg ies to curb communication power requirements and thermal management techniq ues to ease the burden on packaging.