Measurement of timing jitter contributions in a dynamic test setup for A/Dconverters

This article provides a new method which permits one to separate and to obt ain an accurate estimation of timing jitter contributions appearing in an a nalog-to-digital (A/D) converter dynamic common test setup. The results are obtained using coherent sampling configuration and are independent of quan tization and nonlinearities of the converter.