A simplified yield modeling method for design rule trade-off in interconnection substrates

In this paper, we present a pre-layout yield estimation approach to assess the impact of changing design rules to overall substrate cost. Introducing a density factor for interconnect substrates together with a simplified yie ld model, thus accelerating the "short failure" critical area estimation, a preliminary design rule trade-off is feasible. In order to assess a possible cost impact when changing the design rules, w e used a nine-chip Pentium multi-chip module as a case study, where we re-c alculated substrate sizes and first pass yields using our model. The result s showed that there is only a narrow window of opportunity to profit econom ically from altering the rules. (C) 2001 Elsevier Science Ltd. All rights r eserved.