Optimum voltage swing on on-chip and off-chip interconnect

Reduced voltage swings are often used for saving power on interconnects. In this paper, we demonstrate the existence of an optimum voltage swing for m inimum power consumption, for on-chip and off-chip interconnects. Actual va lues of optimum swings and corresponding power savings for high performance interconnects are estimated.