DFT techniques such as scan, BIST, or test point insertion intrude the
circuitry for ease of testing. However, testing ease incurs increased
silicon area requirements and performance penalties. The authors pres
ent a method of identifying cost-effective intermediate solutions.