Citation: G. Alia et E. Martinelli, OPTIMAL VLSI COMPLEXITY DESIGN FOR HIGH-SPEED PIPELINE FFT USING RNS, Computers & electrical engineering, 24(3-4), 1998, pp. 167-182
Citation: G. Alia et E. Martinelli, LOGIC DESIGN OF A FAST CIRCUIT FOR ITERATIVE ADDITIONS IN REDUNDANT HYBRID NUMBER-SYSTEMS, Computer journal (Print), 41(1), 1998, pp. 45-51
Citation: G. Alia et E. Martinelli, ON THE LOWER-BOUND TO THE VLSI COMPLEXITY OF NUMBER CONVERSION FROM WEIGHTED TO RESIDUE REPRESENTATION, I.E.E.E. transactions on computers, 42(8), 1993, pp. 962-967