Authors:
WOLF JM
KAUFMAN LM
KLENKE RH
AYLOR JH
WAXMAN R
Citation: Jm. Wolf et al., AN ANALYSIS OF FAULT PARTITIONED PARALLEL TEST-GENERATION, IEEE transactions on computer-aided design of integrated circuits and systems, 15(5), 1996, pp. 517-534
Citation: Mh. Salinas et al., IMPLEMENTATION-INDEPENDENT MODEL OF AN INSTRUCTION SET ARCHITECTURE IN VHDL, IEEE design & test of computers, 10(3), 1993, pp. 42-54