Authors: Bakalis, D Kavousianos, X Vergos, HT Nikolos, D Alexiou, GP

Citation: D. Bakalis et al., Low power built-in self-test schemes for array and booth multipliers, VLSI DESIGN, 12(3), 2001, pp. 431-448