Authors:
ACOSTA AJ
JIMENEZ R
BARRIGA A
BELLIDO MJ
VALENCIA M
HUERTAS JL
Citation: Aj. Acosta et al., DESIGN AND CHARACTERIZATION OF A CMOS VLSI SELF-TIMED MULTIPLIER ARCHITECTURE BASED ON A BIT-LEVEL PIPELINED-ARRAY STRUCTURE, IEE proceedings. Circuits, devices and systems, 145(4), 1998, pp. 247-253
Authors:
BATURONE I
SANCHEZSOLANO S
BARRIGA A
HUERTAS JL
Citation: I. Baturone et al., IMPLEMENTATION OF CMOS FUZZY CONTROLLERS AS MIXED-SIGNAL INTEGRATED-CIRCUITS, IEEE transactions on fuzzy systems, 5(1), 1997, pp. 1-19
Authors:
JUANCHICO J
BELLIDO MJ
ACOSTA A
BARRIGA A
VALENCIA M
Citation: J. Juanchico et al., CMOS INVERTER MAXIMUM FREQUENCY OF OPERATION DUE TO DIGITAL SIGNAL DEGRADATION, Electronics Letters, 33(19), 1997, pp. 1619-1621
Authors:
BELLIDO MJ
ACOSTA AJ
LUQUE J
BARRIGA A
VALENCIA M
Citation: Mj. Bellido et al., EVALUATION OF METASTABILITY TRANSFER MODELS - AN APPLICATION TO AN N-BISTABLE CMOS SYNCHRONIZER, International journal of electronics, 79(5), 1995, pp. 585-593