Authors: Bellido-Diaz, MJ Juan-Chico, J Acosta, AJ Valencia, M Huertas, JL

Citation: Mj. Bellido-diaz et al., Logical modelling of delay degradation effect in static CMOS gates, IEE P-CIRC, 147(2), 2000, pp. 107-117