Authors: Pacha, C Auer, U Burwick, C Glosekotter, P Brennemann, A Prost, W Tegude, FJ Goser, KF

Citation: C. Pacha et al., Threshold logic circuit design of parallel adders using resonant tunnelingdevices, IEEE VLSI, 8(5), 2000, pp. 558-572