Authors: Cho, GR Chen, T

Citation: Gr. Cho et T. Chen, On mixed PTL/static logic for low-power and high-speed circuits, VLSI DESIGN, 12(3), 2001, pp. 399-406