Authors: Dabholkar, V Chakravarty, S Pomeranz, I Reddy, S

Citation: V. Dabholkar et al., Techniques for minimizing power dissipation in scan and combinational circuits during test application, IEEE COMP A, 17(12), 1998, pp. 1325-1333