Authors: FEHR ES SZYGENDA SA OTT GE

Citation: Es. Fehr et al., AN INTEGRATED HARDWARE ARRAY FOR VERY HIGH-SPEED LOGIC SIMULATION, VLSI design, 4(2), 1996, pp. 107-118