Authors: Ducroquet, F Achard, H Coudert, F Previtali, B Lugand, JF Ulmer, L Farjot, T Gobil, Y Heitzmann, M Tedesco, S Nier, ME Deleonibus, S

Citation: F. Ducroquet et al., Full CMP integration of CVD TiN damascene sub-0.1-mu m metal gate devices for ULSI applications, IEEE DEVICE, 48(8), 2001, pp. 1816-1821

Authors: Motte, P Proust, M Torres, J Gobil, Y Morand, Y Palleau, J Pantel, R Juhel, M

Citation: P. Motte et al., TiN-CVD process optimization for integration with Cu-CVD, MICROEL ENG, 50(1-4), 2000, pp. 369-374

Authors: O'Kelly, JP Mongey, KF Gobil, Y Torres, J Kelly, PV Crean, GM

Citation: Jp. O'Kelly et al., Room temperature electroless plating copper seed layer process for damascene interlevel metal structures, MICROEL ENG, 50(1-4), 2000, pp. 473-479

Authors: Arnaud, L Tartavel, G Berger, T Mariolle, D Gobil, Y Touet, I

Citation: L. Arnaud et al., Microstructure and electromigration in copper damascene lines, MICROEL REL, 40(1), 2000, pp. 77-86