AAAAAA

   
Results: 1-10 |
Results: 10
ANALYSIS AND PERFORMANCE OF BIDIRECTIONAL DECODING OF CONVOLUTIONAL-CODES OVER FADING CHANNELS
Authors: BELZILE J GAGNON F HACCOUN D
Citation: J. Belzile et al., ANALYSIS AND PERFORMANCE OF BIDIRECTIONAL DECODING OF CONVOLUTIONAL-CODES OVER FADING CHANNELS, IEEE transactions on communications, 46(10), 1998, pp. 1292-1300
ADAPTIVE VITERBI DECODING OF CONVOLUTIONAL-CODES OVER MEMORYLESS CHANNELS
Authors: CHAN F HACCOUN D
Citation: F. Chan et D. Haccoun, ADAPTIVE VITERBI DECODING OF CONVOLUTIONAL-CODES OVER MEMORYLESS CHANNELS, IEEE transactions on communications, 45(11), 1997, pp. 1389-1400
BOUNDS ON THE PERFORMANCE OF PARTIAL SELECTION NETWORKS
Authors: BELZILE J SAVARIA Y HACCOUN D CHALIFOUX M
Citation: J. Belzile et al., BOUNDS ON THE PERFORMANCE OF PARTIAL SELECTION NETWORKS, IEEE transactions on communications, 43(2-4), 1995, pp. 1800-1809
CODING AND MODULATION SCHEMES FOR SLOW FADING CHANNELS
Authors: GAGNON F HACCOUN D
Citation: F. Gagnon et D. Haccoun, CODING AND MODULATION SCHEMES FOR SLOW FADING CHANNELS, IEEE transactions on communications, 43(2-4), 1995, pp. 858-868
AN EVALUATION OF THE SYSTOLIC STACK SEQUENTIAL DECODER
Authors: FODOR C HACCOUN D
Citation: C. Fodor et D. Haccoun, AN EVALUATION OF THE SYSTOLIC STACK SEQUENTIAL DECODER, Annales des telecommunications, 50(9-10), 1995, pp. 732-742
A MULTIPROCESSOR ARCHITECTURE FOR MULTIPLE PATH STACK SEQUENTIAL DECODERS
Authors: BELANGER N HACCOUN D SAVARIA Y
Citation: N. Belanger et al., A MULTIPROCESSOR ARCHITECTURE FOR MULTIPLE PATH STACK SEQUENTIAL DECODERS, IEEE transactions on communications, 42(2-4), 1994, pp. 951-957
PERFORMANCE OF SEQUENTIAL-DECODING OF HIGH-RATE PUNCTURED CONVOLUTIONAL-CODES
Authors: BEGIN G HACCOUN D
Citation: G. Begin et D. Haccoun, PERFORMANCE OF SEQUENTIAL-DECODING OF HIGH-RATE PUNCTURED CONVOLUTIONAL-CODES, IEEE transactions on communications, 42(2-4), 1994, pp. 966-978
A SYSTOLIC ARCHITECTURE FOR FAST STACK SEQUENTIAL DECODERS
Authors: LAVOIE P HACCOUN D SAVARIA Y
Citation: P. Lavoie et al., A SYSTOLIC ARCHITECTURE FOR FAST STACK SEQUENTIAL DECODERS, IEEE transactions on communications, 42(2-4), 1994, pp. 324-335
BIDIRECTIONAL DECODING OF CONVOLUTIONAL-CODES FOR INDOOR CELLULAR RADIO
Authors: DESPINS CL BELZILE J HACCOUN D
Citation: Cl. Despins et al., BIDIRECTIONAL DECODING OF CONVOLUTIONAL-CODES FOR INDOOR CELLULAR RADIO, IEEE transactions on vehicular technology, 43(2), 1994, pp. 264-269
BIDIRECTIONAL BREADTH-1ST ALGORITHMS FOR THE DECODING OF CONVOLUTIONAL-CODES
Authors: BELZILE J HACCOUN D
Citation: J. Belzile et D. Haccoun, BIDIRECTIONAL BREADTH-1ST ALGORITHMS FOR THE DECODING OF CONVOLUTIONAL-CODES, IEEE transactions on communications, 41(2), 1993, pp. 370-380
Risultati: 1-10 |