Authors:
HANCU MVA
IWASAKI K
SATO Y
SUGIE M
Citation: Mva. Hancu et al., A CONCURRENT TEST ARCHITECTURE FOR MASSIVELY-PARALLEL COMPUTERS AND ITS ERROR-DETECTION CAPABILITY, IEEE transactions on parallel and distributed systems, 5(11), 1994, pp. 1169-1184
