Authors: SHIMADA M HIGASHISAKA N OHTA A HOSOGI K KUBO K TANINO N TAKAGI T HIDANI F ISHIHARA O

Citation: M. Shimada et al., GAAS 10 GB S 64/1 MULTIPLEXER/DEMULTIPLEXER CHIP SETS/, IEICE transactions on electronics, E79C(4), 1996, pp. 503-511

Authors: KONDOH H KOZAKI S MAKINO S NOTANI H HIDANI F NAKAYA M

Citation: H. Kondoh et al., A FULLY INTEGRATED 6.25-PERCENT PULL-IN RANGE DIGITAL PLL FOR ISDN PRIMARY RATE INTERFACE LSI, IEICE transactions on electronics, E75C(3), 1992, pp. 280-287