Authors: BROWN S KHELLAH M LEMIEUX G

Citation: S. Brown et al., SEGMENTED ROUTING FOR SPEED-PERFORMANCE AND ROUTABILITY IN FIELD-PROGRAMMABLE GATE ARRAYS, VLSI design, 4(4), 1996, pp. 275-291

Authors: BROWN S KHELLAH M VRANESIC Z

Citation: S. Brown et al., MINIMIZING FPGA INTERCONNECT DELAYS, IEEE design & test of computers, 13(4), 1996, pp. 16-23