Authors: Mahant-Shetti, SS Balsara, PT Lemonds, C

Citation: Ss. Mahant-shetti et al., High performance low power away multiplier using temporal tiling, IEEE VLSI, 7(1), 1999, pp. 121-124