Citation: K. Yi et al., AN EFFICIENT FPGA TECHNOLOGY MAPPING TIGHTLY COUPLED WITH LOGIC MINIMIZATION, IEICE transactions on fundamentals of electronics, communications and computer science, E80A(10), 1997, pp. 1807-1812
Citation: Dm. Blough et al., OPTIMAL-ALGORITHMS FOR RECOVERY POINT INSERTION IN RECOVERABLE MICROARCHITECTURES, IEEE transactions on computer-aided design of integrated circuits and systems, 16(9), 1997, pp. 945-955
Citation: Sy. Ohm et al., A UNIFIED LOWER-BOUND ESTIMATION TECHNIQUE FOR HIGH-LEVEL SYNTHESIS, IEEE transactions on computer-aided design of integrated circuits and systems, 16(5), 1997, pp. 458-472
Citation: Sy. Ohm et al., AN OPTIMAL SCHEDULING APPROACH USING LOWER-BOUND IN HIGH-LEVEL SYNTHESIS, IEICE transactions on information and systems, E78D(3), 1995, pp. 231-236