Authors:
TONGSIMA S
CHANTRAPORNCHAI C
SHA EHM
PASSOS NL
Citation: S. Tongsima et al., REDUCING DATA HAZARDS ON MULTI-PIPELINED DSP ARCHITECTURE WITH LOOP SCHEDULING, Journal of VLSI signal processing systems for signal, image, and video technology, 18(2), 1998, pp. 111-123
Citation: Nl. Passos et Ehm. Sha, SCHEDULING OF UNIFORM MULTIDIMENSIONAL SYSTEMS UNDER RESOURCE CONSTRAINTS, IEEE transactions on very large scale integration (VLSI) systems, 6(4), 1998, pp. 719-730
Citation: Jqy. Wang et al., MINIMIZATION OF MEMORY ACCESS OVERHEAD FOR MULTIDIMENSIONAL DSP APPLICATIONS VIA MULTILEVEL PARTITIONING AND SCHEDULING, IEEE transactions on circuits and systems. 2, Analog and digital signal processing, 44(9), 1997, pp. 741-753
Citation: S. Tongsima et al., COMMUNICATION-SENSITIVE LOOP SCHEDULING FOR DSP APPLICATIONS, IEEE transactions on signal processing, 45(5), 1997, pp. 1309-1322
Citation: Nl. Passos et al., MULTIDIMENSIONAL INTERLEAVING FOR SYNCHRONOUS CIRCUIT-DESIGN OPTIMIZATION, IEEE transactions on computer-aided design of integrated circuits and systems, 16(2), 1997, pp. 146-159
Citation: Nl. Passos et Ehm. Sha, SYNCHRONOUS CIRCUIT OPTIMIZATION VIA MULTIDIMENSIONAL RETIMING, IEEE transactions on circuits and systems. 2, Analog and digital signal processing, 43(7), 1996, pp. 507-519
Citation: Nl. Passos et al., OPTIMIZING DSP FLOW-GRAPHS VIA SCHEDULE-BASED MULTIDIMENSIONAL RETIMING, IEEE transactions on signal processing, 44(1), 1996, pp. 150-155
Citation: Nl. Passos et Ehm. Sha, ACHIEVING FULL PARALLELISM USING MULTIDIMENSIONAL RETIMING, IEEE transactions on parallel and distributed systems, 7(11), 1996, pp. 1150-1163
Citation: Wy. Wang et al., OPTIMAL DATA SCHEDULING FOR UNIFORM MULTIDIMENSIONAL APPLICATIONS, I.E.E.E. transactions on computers, 45(12), 1996, pp. 1439-1444