Authors: PRADHAM DK SAXENA J

Citation: Dk. Pradham et J. Saxena, A NOVEL SCHEME TO REDUCE TEST APPLICATION TIME IN CIRCUITS WITH FULL SCAN, IEEE transactions on computer-aided design of integrated circuits and systems, 14(12), 1995, pp. 1577-1586