Authors: Ascia, G Catania, V Palesi, M Sarta, D

Citation: G. Ascia et al., An instruction-level power analysis model with data dependency, VLSI DESIGN, 12(2), 2001, pp. 245-273