Authors: SAVIC Z RADJENOVIC B

Citation: Z. Savic et B. Radjenovic, A METHOD FOR SEPARATING THE EFFECTS OF INTERFACE FROM BORDER AND OXIDE TRAPPED CHARGE-DENSITIES IN MOS-TRANSISTORS, Microelectronics and reliability, 37(7), 1997, pp. 1147-1150

Authors: SAVIC Z RADJENOVIC B PEJOVIC M STOJADINOVIC N

Citation: Z. Savic et al., THE CONTRIBUTION OF BORDER TRAPS TO THE THRESHOLD VOLTAGE SHIFT IN PMOS DOSIMETRIC TRANSISTORS, IEEE transactions on nuclear science, 42(4), 1995, pp. 1445-1454

Authors: TJAPKIN D RADJENOVIC B

Citation: D. Tjapkin et B. Radjenovic, ELECTRICAL-CONDUCTIVITY OF DOPED SEMICONDUCTORS - THE 2-ZONE HYBRID MODEL APPROACH, Semiconductor science and technology, 6(9), 1991, pp. 857-861